交大專區

1.Develop fault simulation flow for function safety. 2.Deploy fault simulation for safety IPs 3.Co-work with IP design verification teams to achieve pre-silicon verification of hardware safety requirements

1. 開發設計 Security HW IP 2. 協助 HW IP 驗證 3. 執行 IC 設計整合流程

1. Smartphone (Low Power Architect) and Automotive (Power control) 2. Not a management position 3. Short term:digital IP design/integration of power control IPs with zero bugs Long term:define power control arch for smartphone or automotive products develop new tech for power control

1.Collect the safety design spec for the camera/display/audio subsystem and build the execution plan for safety design verification 2.Co-work with IP design verification teams to achieve pre-silicon verification of hardware safety requirements 3.Deploy fault simulation for safety IPs

We are seeking a highly skilled DFT/DFM Engineer to join our automotive ADAS SoC chip design team. The successful candidate will be responsible for DFT and DFM methodologies, design, and implementation for our advanced automotive system-on-chip (SoC) designs. The candidate will also collaborate with the design and layout teams to integrate DFT/DFM requirements. • SoC testing architecture design • Support project NPI(new product introduction) to MP(mass production) (test program development, coverage enhancement, yield improvement, cost reduction) • Cowork w/ IP, test engineer, process team, board design to fulfill CP/FT/SLT test requirement.

1. Architecture design and RTL implementation for Smartphone and automotive chip 2. Smartphone SoC and mobile computing platform design. 3. System bus and high speed interface designs

1. 開發用於模擬手機/平板/車用SOC功率消耗的平台 2. 協助IP, SOC與軟體團隊，維護用於功耗分析的資料庫，開發相關工具以輔助跨團隊的資訊整合 3. 優化系統效能，輔佐系統功耗相關決策的進行

1. 開發基於虛擬機的軟體平台和虛擬機管理技術。 2. 職責包括軟體功能和驅動程式的開發，以及硬體設計的整合。 3. 與其他軟體團隊、第三方和客戶的工程師進行合作。

車用相關 IC 設計流程專家。 具備車用SoC/ASIC RTL2GDS 實做經驗和問題解決能力。 同時具備車用IC設計流程中 Safety mechanism 的專業知識。

1. Architecture design and RTL implementation of Automotive/Smartphone chipset 2. SoC system power and performance analysis 3. SoC system bus and memory subsystem design, integration, and modeling 4. SoC low power design, integration, and modeling 5. SoC functional safety analysis, design, integration, and modeling 6. SoC cyber security analysis, design, integration, and modeling

解讀客戶的網絡安全需求 從網絡安全需求中推導出功能和安全概念 制定和審查安全系統架構 與 IP 團隊和客戶溝通和協調安全設計 執行系統安全分析（例如：TARA）

1. 旗艦智慧型手機晶片整合 2. 車用系統晶片整合 3. Clock架構 4. Timing收斂與分析 5. DFT/Test mode整合驗證

1.AI系統硬體規劃：系統規格與設計需求收集 2.AI系統硬體設計：負責設計和開發硬體系統架構，包括電路設計、元件評估與選擇、客製化元件規劃。 3. AI系統硬體驗證與測試：確認硬體系統正常運作，包含驗證與測試。 4. 跨組織合作：與IC design team、system team、SI/PI team與layout team等等合作，完成系統設計、製作與驗證。 5.客戶與相關廠商支援：包含技術文件撰寫、客戶參考設計支援、on site支援等等。 6. 帶領團隊 完成 部門目標,包括 PCB design & Testing & Customer supporting

1. Responsible for the development of soft firmware of ASIC product system, high-speed data transmission Software/PHY development and optimization of hardware performance 2. Lead related IP development, familiar with software/firmware/SDK, issue debugging, optimization and testing in ASIC projects 3. Collaborate with the team for functional/system bring-up, validation, performance optimization and adjustment 4. Achieve product design-in import and support product mass production 5. It would be better if being capable in Signal Processing/Algorithm implementation and SI/PI simulation interpretation.

1. Familiar to 2.5D or 3D PKG integration & development & mass production experience 2. From chip architecture view to propose best-fit PKG technology with SIPI, testing, thermal consideration

1.CPO SERDES 系統開發​ 2.CPO Optical系統開發

1. 負責晶片間（D2D & UCIe ) PHY IP硬體驗證與軟體開發。 2. 主導相關IP開發，熟悉ASIC專案中的軟體/SDK，能夠進行問題調試、最佳化和測試。 3. 與團隊合作，完成功能/系統啟動、驗證、效能最佳化和調整。 4. 實現產品設計導入，並支援產品量產。

1. Direct manager and project lead 2. Cloud data center product 3. DFT task force 4. 4.1Short term: top DFT flow implement and signoff 4.2Long term: DFT/test mode planning and new tech development.

• Chip to Chip 介面類比 PHY 電路，例如 UCIe 標準或客製化的 Die to Die 連結類比電路設計 • HBM/DDR/LPDDR類比PHY電路設計與混合模式/高速電路設計等。

1. Develop and implement DRAM controller/PHY solutions for data-center applications. Validate functionality, improve design to optimize performance, power, latency and efficiency. 2. Memory controller/PHY Integration: Design and integration memory system.